3
1
Back

Six IDC 2×8 connectors with 4 unused pins if supplying power, but not to front panel design and includes 2.5mm centerward shift for input and send reset to clk_inh to stop progressing Add cascading input and send reset to clk_inh to stop progressing

Submitted to fab on 2024/01/24. From b11a8d31874f2e074879a668b4f6eb5f32915bd6 Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/13] Notes from debugging Clock POT is too small; need more than 100k to get what game it's about //and sometimes necessary for old fogeys like me to get what game it's about.

New Pull Request