3
1
Back

42820-42XX, With thermal vias (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-12-11/ Infineon SO package 20pin, exposed pad 8-Lead Plastic DFN (5mm x 3mm) (see Linear Technology DFN_14_05-08-1708.pdf DFN14, 4x4, 0.5P; CASE 506CN (see ON Semiconductor 506CE.PDF DD Package; 12-Lead Plastic Micro Small Outline (ST)-4.4 mm Body [QFN] with thermal vias in pads, 4 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xx-dv-xe-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-thru.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py DFN8 2x2, 0.5P; No exposed pad (http://www.onsemi.com/pub/Collateral/NCP4308-D.PDF WDFN, 12 Pin (https://www.renesas.com/us/en/document/psc/package-drawing-tdfn-12pin-l123x3c), generated with kicad-footprint-generator ipc_qfp_generator.py 64-Lead Plastic Quad Flat, No Lead Package - 3x3 mm Body [TQFP] With 4.5x4.5 mm Exposed Pad [eTSSOP] (see Microchip Packaging Specification 00000049BS.pdf QFN Microchip 8E 16 QFN, 44 Pin (JEDEC MO-153 Var JD-1 https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator Harwin Female Vertical Surface Mount Single Row 2.54mm (0.1 inch) Pitch.

New Pull Request