3
1
Back

Holes unplated through holes: ============================================================= 744b72ef7e0d94fccfae99ec3cb3514981ac4616 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c Add schematic, start on PCB with on-board Fireball/Fireball.kicad_pcb | 2 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: merged pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 | Refs | Qty.

New Pull Request