3
1
Back

Pin 5-8 connected to trigger, gate jack is normalized\nto +12 V, 10 mA -12 V ## Photos ### Photos ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone git@github.com:holmesrichards/precadsr.git git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git git clone git@gitlab.com:rsholmes/precadsr.git git submodule init git submodule update Find and replace last few thin traces, fix teardrops and gnd fill Embiggen traces, add teardrops updated C5 footprint.

New Pull Request