3
1
Back

PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 75 .../precadsr-panel-PasteBottom.gbp | 15 .../PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr | 128 .../precadsr_panel_al.kicad_pcb | 2707 .../Bigger_Push_Switch_Hole.kicad_mod | 17.

New Pull Request