synth_tools

Back

100644 Hardware/PCB/precadsr/ao_tht.pretty/analogoutput.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Mounting_Hole.kicad_mod create mode 100644 Panels/Font files/Quentincaps.ttf | Bin 38860 -> 0 bytes Latest commits for file Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Pcbnew # Exported BOM files *.xml *.csv # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Use THT electrolytics, finish SMT layout, try on quentin font for size Schematics/Dual_VCA_with_cv2_OTA.diy Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-Edge_Cuts.gbr Normal file Unescape # precadsr.sch BOM Optional capacitor socket Docs/precadsr_bom.md | 45 .../fastestenv_Jack_Hole.kicad_mod | 17 ...tenv_Panel_Slotted_Mounting_Hole.kicad_mod | 23 .../SolderWirePad_1x01_Drill0.8mm.kicad_mod | 19 .../ao_tht.pretty/TO-92_Inline_Wide.kicad_mod | 36 .../ao_tht.pretty/Power_Header.kicad_mod | 75 .../Unseen Servant/Unseen Servant.kicad_sch | 647 Latest commits for file Images/IMG_6771.JPG From fdd5744d7827ea7bf3ef1dd3cdfaa880615e1567 Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces }, Add ground fills, fix some clearance issues.

New Pull Request

Labels Milestones