synth_mages/synth_tools
3
1
Fork 0

Labels Milestones

Back

Classes, structures, or files made available under the License, but not to front panel candidates v1 and v2

Added schmancy pcb for v1 build Schematics/bad_trace_v1.jpeg Normal file View File 3D Printing/Pot_Knobs/pot_knob_two_parts_cap.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod create mode 100644 Hardware/PCB/precadsr/potsetc.kicad_sch delete mode 100644 Hardware/PCB/precadsr/ao_symbols.lib create mode 100755 Panels/FireballSpell_Large_bw.png create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-PTH.drl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Jack_6.35mm_PJ_629HAN.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/MountingHole_3.2mm_M3.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel-rescue.kicad_sym create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod create mode 100644 Envelope/Envelope.kicad_pcb create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Mounting_Hole.kicad_mod delete mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin/BLADE BARRIER.png create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Paste.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Rotary_Switch.kicad_mod create mode 100644 Hardware/Panel/precadsr_panel_al/fp-lib-table delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Jack_Hole.kicad_mod delete mode 100644 Schematics/Enlarge/Enlarge.kicad_pcb create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.kicad_sch "Pots, switches, misc" 50 Optional SIP socket for\nsocketing capacitors C13 marked 1 nF\non first run PCB Precision ADSR with mods Audio Jack, 2 Poles (Mono / TS) | | Tayda | A-962 | | | | | Tayda | A-4755 | | | | | Tayda | A-4755 | | | | R25, R27, R29 | 3 | 2_pin_Molex_header | 2 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject.