Labels Milestones
BackSpacing Pin header 2.54 mm spacing | | | Tayda | A-1157 or A-2425 | | | | | | | | J1 | 1 | 2_pin_Molex_connector | 2 | 1nF | Film capacitor | | D6, D7 | 2 pin Molex header 2.54 mm spacing | | | S2 | 1 | B20k | Potentiometer | | R4, R6, R7 | 2 create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-Edge_Cuts.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-B_Mask.gbr create mode 100644 Hardware/Panel/precadsr_panel_al/fp-lib-table create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-B_SilkS.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Switch_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Slotted_Mounting_Hole_NPTH.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Bourns_3296W_Vertical_screw_centered.kicad_mod delete mode 100644 Panels/title_test_22.stl Binary files /dev/null and b/3D Printing/Pot_Knobs/pot_knob_two_parts_base.stl differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png differ Binary files /dev/null and b/Images/IMG_6777.JPG differ Binary files /dev/null and b/Panels/Font files/futura medium condensed bt.ttf and /dev/null differ From 2dd0b8c0c736720a0b064bbe1304dc9562beb260 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt dd8c61c34f A couple more minor clearance tweaks couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes all passable DRCs created pull request 'Finish schematic, add PDF Compare 3 commits » created pull request 'Fix rail clearance issues, make all power traces large From 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Mon Sep 17 00:00:00 2001 Subject: [PATCH 15/18] Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text replaces FIREBALL mask/etch with silkscreen.
- 9.725134e+01 8.883403e+00 facet normal -0.768509 -0.630625 0.108196 facet.
- 9.063256e-001 facet normal 4.103484e-06 -1.000000e+00 -3.763539e-07 facet.
- 0.5mm, http://www.analog.com/media/en/package-pcb-resources/package/57080735642908cp_8_4.pdf LFCSP 8pin 2x2mm Pitch.
- Http://www.te.com/commerce/DocumentDelivery/DDEController?Action=showdoc&DocId=Data+Sheet%7FPCH_series_relay_data_sheet_E%7F1215%7Fpdf%7FEnglish%7FENG_DS_PCH_series_relay_data_sheet_E_1215.pdf Relay socket DPDT Finder 40.52.
- Package; 8 leads; body width 4.4.