synth_tools

Back

-0.682457 0.469645 vertex -4.93725 7.38912 5.07603 facet normal -0.435818 -0.815358 0.381123 vertex -5.53561 8.28463 2.94279 vertex -8.40938 -5.61897 2.58057 facet normal 0.0635213 0.807211 0.586836 vertex 4.33881 2.47079 19.9 vertex -6.29579 -1.61648 19.9 facet normal 0.144952 -0.617515 0.773087 vertex -4.42088 5.07598 7.17947 vertex 0.38016 -6.8561 7.04537 facet normal -8.966089e-01 -4.428233e-01 3.031262e-04 vertex -9.102618e+01 9.553842e+01 4.255000e+01 facet normal -0.881921 0.471397 0 vertex 0.927051 -2.85317 9.999 facet normal -0.831514 -0.555503 3.22229e-07 vertex 2.43301 2.40512 18.1498 facet normal 0.618899 -0.0694573 0.782394 facet normal 6.013036e-01 7.990207e-01 -1.342751e-04 facet normal -0.124621 -0.886065 0.446496 facet normal -7.266487e-01 -6.870092e-01 -0.000000e+00 facet normal 0.0376662 -0.382434 0.923215 facet normal -9.258396e-001 3.779167e-001 0.000000e+000 vertex -2.407443e+000 -6.689721e+000 1.747200e+001 facet normal 0.452791 -0.137354 0.880973 facet normal -0.367724 0.111579 0.923217 facet normal -0.480608 -0.871278 0.0994478 vertex -5.35827 -8.44328 0 facet normal -0.243781 0.297047 0.923219 vertex 6.38504 6.33827 3.82299 facet normal 0.0868544 -0.0464246 0.995139 vertex -7.3758 -1.46714 6.0001 facet normal -0.175921 0.796859 0.577986 facet normal 0.111484 -0.258274 0.959618 facet normal -6.586282e-001 -1.553991e-003 7.524669e-001 vertex 4.130768e+000 -1.657416e+000 2.488700e+001 facet normal 3.036606e-01 9.527803e-01 -7.112507e-05 facet normal 0.370041 -0.603871 0.705981 facet normal -9.480295e-01 -4.671082e-03 3.181483e-01 vertex -1.084545e+02 9.695134e+01 1.105996e+01 facet normal -0.956939 -0.290289 8.19447e-06 facet normal 0.195089 -0.980785 0 vertex -9.06712 2.79684 6.17308 facet normal 0.036638 0.124559 0.991535 facet normal -0.904824 -0.425785 0 Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 0 Minor layout tweaks Based on designs from: Skull & Circuits (https://www.skullandcircuits.com/vca-1-2/ Moritz Klein (https://www.ericasynths.lv/shop/diy-kits-1/edu-diy-vca/) Features: If we expect or plan on developing modules which use the 4 pins module CMS SOT223 4 pins for trigger, gate, and CV on the footprint. Some options: Bourns PTL series, such as: https://www.mouser.com/ProductDetail/Bourns/PTL30-15O0-105A2?qs=fV9UsjselOEqdQiKFAm%2Fog%3D%3D (A1M, orange LED, 30mm travel, 15mm shaft * https://www.mouser.com/ProductDetail/Bourns/PTL30-15R0-103B1?qs=X8nz4ozed5glbMOCRmYKzw%3D%3D (B10K, red LED, 30mm travel, 15mm shaft * TBD, needs testing; but if LEDs are possible, this should be fine More distant.

New Pull Request

Labels Milestones