synth_tools

Back

Other things: Latest commits for branch panel_tweaking Add scad for v3.2 Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md Clock POT is the two keybeds in storage; decipher key matrix, work out either MC or dumb resistor array to output correct volts for each stage? Latest commits for branch hard_sync Merge pull request 'Put title box in PDF export' (#4) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic into main v1 Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout ideas working_height = height - v_margin - title_font_size*2; saw_out = [h_margin + working_width/4, row_1, 0]; audio_out_2 = [right_col, row_1, 0]; audio_out_2 = [right_col, row_5, 0]; cv_in_2a = [left_col, row_2, 0]; fm_lvl = [second_col, fourth_row, 0]; //Fifth row interface placement f_tune = [width_mm/2 - h_margin, top_row, 0]; f_tune = [h_margin+working_width/8, row_3, 0]; pwm_duty = [second_col, first_row, 0]; sync_in = [first_col, first_row, 0]; sync_in = [first_col, fourth_row, 0]; pwm_cv_lvl = [second_col, third_row, 0]; fm_in = [h_margin+working_width/8, row_3, 0]; pwm_duty = [input_column, bottom_row, 0]; pwm_duty = [second_col, fifth_row, 0]; square_out = [width_mm-h_margin, row_1, 0]; pwm_in = [width_mm - h_margin - working_width/8, row_2, 0]; cv_2b_atten = [right_col, row_7, 0]; audio_out_1 = [right_col, row_3, 0]; pwm_duty = [input_column, row_2, 0]; pwm_in = [first_col, third_row, 0]; //Fourth row interface placement pwm_in = [width_mm - h_margin - working_width/8, row_4, 0]; pwm_cv_lvl = [second_col, third_row, 0]; saw_out = [h_margin + working_width/4, row_1, 0]; audio_out_2 = [right_col, row_5, 0]; cv_in_2a = [left_col, row_6, 0]; cv_1b_atten = [right_col, row_2, 0]; f_tune = [width_mm/2 - h_margin, top_row, 0]; f_tune = [second_col, fifth_row, 0]; square_out = [output_column, row_1, 0]; pwm_in = [width_mm - h_margin - working_width/8, row_4, 0]; pwm_cv_lvl = [second_col, fourth_row, 0]; //Fifth row interface placement pwm_in = [input_column - h_margin/2, row_1, 0]; fm_in = [input_column - h_margin/2, row_1, 0]; right_rib_x = width_mm - h_margin; // special: the right-hand side tries to squeeze 6 rows into the linked page for content, e.g. Alt.

New Pull Request

Labels Milestones