Labels Milestones
BackPins, looking from below. Clock rate goes down when resistance goes up, opposite to expectation. C1 is too small for film; is film needed? More notes Binary files /dev/null and b/Images/precadsr-panel.png differ From a3935f450bd1ef1834b2de14643fc2be5f29e67e Mon Sep 17 00:00:00 2001 .../Panels/FIREBALL VCO.png | Bin 0 -> 71984 bytes 3D Printing/Panels/image.png Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Dual_Mounting_Holes.kicad_mod Normal file View File 3D Printing/Cases/Eurorack Modular Case/20210926_092448.jpg Executable file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x08_P2.54mm_Vertical.kicad_mod Normal file Unescape Schematics/Unseen Servant/Unseen Servant.kicad_prl Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-14_W7.62mm_Socket_LongPads.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-MaskBottom.gbs Normal file Unescape BeginCmp TimeStamp = /551D94EF; Reference = P1; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9432; Reference = P6; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/3PDT-toggle-switch-1M-seriesx.kicad_mod Normal file View File main precadsr/.gitignore 58 lines # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 0 Minor layout tweaks From 8f3ce8359ba460976b5ffcbe5a92590e33120bbc Mon Sep 17 00:00:00 2001 Subject: [PATCH] A couple more GND-stitch vias Latest commits for file Images/PXL_20210831_002553634.jpg main synth_tools/README.md 0 lines %ctippy.js %c`+Xu(t)+` %c\u{1F477}\u200D This is a little wiggle room on the mid surdos. Examples: https://youtu.be/frLXzG9-W3Q?t=712 (until 15:50) and de.
New Pull Request