synth_mages/synth_tools
3
1
Fork 0

Labels Milestones

Back

Jlcpcb Latest commits for file Images/precadsr-panel-holes.png 972d8b1e07 adds front panel Added schmancy pcb for v1 front panel Added schmancy pcb for v2 front panel components version Latest commits for file caixa_sr1.png Image of caxia score PDF Schematics/Fireball_VCO.pdf | Bin 0 -> 317907 bytes.

  • 1.049916e+02 1.055000e+01 vertex -9.289982e+01 1.045249e+02.
  • (mmitton@gmail.com Portions copyright (c) 2015-2016.
    • New Pull Request
    0 Open 0 Closed
    Label
    Use alt + click/enter to exclude labels
    All labels No label
    Milestone
    All milestones No milestones
    Project
    All projects No project
    0 Open 0 Closed
    Label
    Clear labels
    Milestone
    No milestone
    Projects
    Clear projects