synth_tools

Back

"Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer F.SilkS" "Notes": "Layer F.Paste" "Notes": "Layer B.Mask" "Notes": "Layer B.Cu" "Notes": "Layer F.SilkS" "Notes": "Layer F.Paste" "Notes": "Layer B.Paste" "Notes": "Layer B.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.Paste" "Notes": "Layer F.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer B.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Cu" "Notes": "Layer B.Paste" "Notes": "Layer B.Paste" "Notes": "Layer B.Cu" "Notes": "Layer B.Cu" "Notes": "Layer F.SilkS" "Notes": "Layer F.Paste" "Notes": "Layer B.Mask" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:40:31 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 10:22:31 2021 e6b834b08c Fix floating pin for op amp cf14a1432f Add kicad schematic, some diylc noodling Binary files a/Panels/title_test.stl and b/Panels/title_test.stl differ Binary files /dev/null and b/Panels/Futura XBlk BT.ttf differ From ef3a1f8c03719dbc0f150781ee9810f0ed7b4301 Mon Sep 17 00:00:00 2001 f6c7924538 Go to file f63cfba954 Embiggen traces, add teardrops f63cfba9541079f9f5e1341fca38abad6837ea65 Add 55k-ish resistor to coarse knob to fix tuning range 46614f2341648d9e7aca030956f927a05eca802c @circuitlocution.com pushed tag v1.0 to synth_mages/MK_VCO Forget (and ignore) fp-info-cache file as it is machine-specific data v1.0 Final revision; added custom DRC as project file afea9d5a2cf23e2a33a2927086270d4d602f5a2b 46614f2341 Go to file Schematics/Unseen Servant/Unseen Servant.kicad_pcb | 2 .../Unseen Servant/Unseen Servant.kicad_pcb 10453 lines | Refs | Qty | Component | Description | Vendor | SKU | | Tayda | A-804 | | | S2 | 1 | TL074 | Quad Low-Noise JFET-Input Operational Amplifiers, DIP-8/SOIC-8/TO-99-8 | | | | Tayda | A-2939 | | | J1 | 1 | SW_SPDT | Switch, dual pole double throw | | | | C3 | 1 | 10R | Resistor | | | R3, R21 | 2 | 1M | Resistor | | | | | J1 | 1 | 2_pin_Molex_header | 2 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Images/PXL_20210831_001017829.jpg.

New Pull Request

Labels Milestones