Labels Milestones
BackSubmodule init git submodule init git submodule init git submodule update ``` ``` git clone git@github.com:holmesrichards/precadsr.git git clone git@github.com:holmesrichards/precadsr.git git submodule init git submodule update ``` ``` git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` Schematics/Enlarge/Enlarge.kicad_pcb Normal file View File 3D Printing/Rails/36hp_outie.stl Normal file Unescape # precadsr.sch BOM Various tweaks From c6e6a61475df01d4832847208a59070c5a40c498 Mon Sep 17 00:00:00 2001 Subject: [PATCH] KiCad 6, update symbols Hardware/PCB/precadsr/potsetc.kicad_sch | 1960 Hardware/PCB/precadsr/potsetc.sch | 4 | 100 nF | Unpolarized capacitor | | | L1 | 1 nF | Unpolarized capacitor | | C2 | 1 | Synth_power_2x5 | 2x5 pin shrouded header 2.54 mm spacing | Tayda | A-3186 | | | | | | R4, R6, R7, R30, R31 | 5 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill1mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alps_RK163_Single_Horizontal.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.sch create mode 100644 Synth Mages Power Word Stun Panel.kicad_pcb 4975 lines Latest commits for file Docs/use.md main synth_tools/Schematics/SynthMages.pretty/Pushbutton Switch (PBS105).kicad_mod synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod main precadsr/Docs/build.md 65 lines # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # Netlist files (exported from Eeschema *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4.
New Pull Request