3
1
Back

Project. Update current state of project. Add cascading input and output jacks 972d8b1e0797912e848110b19e1af10ed411bbbb tweaks layout with input from sam 52b504dd7c Delete 'Panels/futura light bt.ttf' Delete 'Panels/futura light bt.ttf' 4fd9d8b7bf Delete 'Panels/Futura XBlk BT.ttf' Panels/Futura XBlk BT.ttf | Bin 0 -> 193665 bytes Images/precadsr-panel.png | Bin 0 -> 407684 bytes Panels/luther_triangle_vco_quentin_v2.scad | 18 Panels/luther_triangle_vco_quentin_v3.scad | 14 ...ther_triangle_vco_quentin_v3_blank.stl.stl | Bin 16561 -> 0 bytes From b284a71188b23f9f8c43bee1fcce2820249f4384 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More repo cleanup, adopt github .gitignore file .gitattributes | 2 | 47k | Resistor | | | | | | | Tayda | A-826 | | Tayda | A-2939 | | | AR Path="/607F01E7" Ref="R?" Part="1" AR Path="/60802BB2" Ref="R?" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/607ED812/60802BB2" Ref="R31" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60A9C081" Ref="R13" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/60A9C081" Ref="R?" Part="1.

New Pull Request