Labels Milestones

Back

Files c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Notes from debugging Clock POT is too small; need more than the Dailywell SPDT. | R31 | 1 | 10 uF | Polarized capacitor | | | | R21, R22, R23 | 3 | AudioJack2 | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling)"/>

• 9.063264e-001 vertex -3.474859e+000 3.913990e+000 2.491820e+001 facet.
• -0.875976 0.471404 0.102197 facet normal 3.318499e-001.
• 0.0482373 vertex -6.08298 -7.91194 0.0389647 facet.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects