3
1
Back

Modified in the post that we want C3 and C4 could use fewer caps that way main MK_SEQ/Panels/10_step_seq.scad 387 lines // CV out - CLK out - CLK out - Gate out (could normal to Reset In socket.

New Pull Request