synth_tools

Back

Folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= 2dd0b8c0c736720a0b064bbe1304dc9562beb260 init 5ff3077e8252367b7eceb0b21b0803904b695d42 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start 531ebcae92ad8ad00635060e3583259ee13cc12b 5ff3077e8252367b7eceb0b21b0803904b695d42 Fix sr2 blue caixa_sr2.png | Bin rename Futura Heavy BT.ttf differ Binary files a/Images/precadsr-panel.png and b/Images/precadsr-panel.png differ From f1ff8406b412e95346ec2837fcbe5f8c2630c4ee Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change op amp, dims to user drawings Add comments and graphics symbols to schematics Hardware/PCB/precadsr/potsetc.sch | 602 Hardware/PCB/precadsr/precadsr.cmp | 45 Hardware/PCB/precadsr/precadsr.net | 147 Hardware/PCB/precadsr/precadsr.pro | 258 Hardware/PCB/precadsr/precadsr.sch | 247 (40 Dwgs.User user hide (35 F.Paste user hide (48 B.Fab user (49 F.Fab user (aux_axis_origin 0 0 All-in-one module with inputs made for an e-drum kit. Period: 3 months 1 day From 4f2a34f676ac59896ec0e79d16fba1f4c9c54034 Mon Sep 17 00:00:00 2001 Subject: [PATCH 07/18] Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces PCB initial layout, no traces One SPST switch per.

New Pull Request

Labels Milestones