Labels Milestones
BackKiCad # For PCBs designed using KiCad: http://www.kicad-pcb.org/ # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: unplated through holes: unplated through holes: unplated through holes: ============================================================= e49f4ab127dc081ee1c77dd21e80d128628a1152 531ebcae92ad8ad00635060e3583259ee13cc12b 4675f71e05fc19d3608ee6e5061bbe79ae432fb7
New Pull Request