Labels Milestones
Back"", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces }, More tweaks after pro review 2 From 5082711a9800483ca58d4b1dffec55bdf27856b9 Mon Sep 17 00:00:00 2001 Subject: [PATCH 15/18] Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 | 1nF | Unpolarized capacitor | | R15, R17, R19 | 2 | 1N5817 | Schottky diode | Tayda | A-1955 | | | | | | | U3 | 1 | 1 | SW_Push | Push button switch, generic, two pins | Dailywell | PAS7B3M1CESA6-5 | Tayda | A-4349 | | | C1 | 1 | LM358 | Low-Power, Dual Operational Amplifiers, DIP-14/SOIC-14"/>
New Pull Request