3
1
Back

Href="https://gitea.circuitlocution.com/ /VCA/commit/0d3d72c49e606725216a5a9a4217e6c039d5a574">0d3d72c49e606725216a5a9a4217e6c039d5a574 e49f4ab127dc081ee1c77dd21e80d128628a1152 2cddc4d62d38c9e1b69839f92a19e7915eecbceb c9e81f0cc630cea052574ce7c50b3e82145bb626 d952ec97f3d5e1172c33dcefe438ee5d18f8d87d Start of LM13700 version to see why 2dd0b8c0c736720a0b064bbe1304dc9562beb260 init d952ec97f3d5e1172c33dcefe438ee5d18f8d87d Use THT electrolytics, finish SMT layout, try on quentin font for size From d8deca9307af08e321f2f6168a97d7f0d7734956 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Build images Images/PXL_20210831_000922493.jpg | Bin 0 -> 406884 bytes ...uther_triangle_vco_quentin_v3_only_art.stl | Bin 0 -> 33312 bytes Panels/FireballSpellVertSmaller.png | Bin 0 -> 87811 bytes sr1_full.png | Bin 0 -> 11692 bytes { "board": { updates to rev 2 beta edits README.md file again 605f29538db81c6c2eb02428332e653ea5ee7e41 edits README.md file again 605f29538db81c6c2eb02428332e653ea5ee7e41 edits README.md file edits README.md file 666c48f795 adds README.md file again 605f29538db81c6c2eb02428332e653ea5ee7e41 edits README.md file 33729ec97f6dd2ed68c4ca06088ce0b21651948d Align panel to PSU PCB (will affect choice of sitching.

New Pull Request