3
1
Back

Href="https://gitea.circuitlocution.com/synth_mages/MK_VCO/commit/972e45fb785c49166ca9391405caa86c3c4b7992">972e45fb785c49166ca9391405caa86c3c4b7992 replaces FIREBALL mask/etch with silkscreen From c4e1c30b9b25348d7c704a6560eec4b96105b036 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add panels Add panels From d62e7c6861a31de12fc24143b97961d87c355a55 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from debugging aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 More notes Try: From aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 Mon Sep 17 00:00:00 2001 From 5a420f07b2d4222c473ea8c0cf33ef6f8c915115 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add MK manuals Add MK manuals The body text, captions, etc. For AD&D 1e type faces 676d1403e6 Upload files to 'Panels' From e49f4ab127dc081ee1c77dd21e80d128628a1152 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More repo cleanup, adopt github .gitignore file .gitattributes | 2 aoKicad | 1 Hardware/PCB/precadsr/sym-lib-table | 3 | 1k | Resistor | | | Tayda | A-1672 | | | | | | 14 ...ther_triangle_vco_quentin_v3_blank.stl.stl | Bin 10724 -> 0 bytes From bada0399ca1e4fb2dd01b4ec5312596f167b34e1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial commit Dual VCA, based roughly on Moritz Klein's work, but with an eye towards doing it all in one module with lots of analog drum voices; based heavily on Moritz Klein's schematic, with features added from Skull and Circuit's VCA v1.3. 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png' f707877a83 Delete '3D Printing/AD&D 1e spell names rendered as raster using Filmoscope Quentin typeface 900028d3cf Futura BT font files The body text, captions, etc. For AD&D 1e MM, DMG, and PHB. ... Panels/Futura XBlk BT.ttf differ From bd1352a04758cae219e0aacbd5a2aa50aa4d1b79 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Latest commits for file Panels/FireballSpell_Large.webp Images/PXL_20210831_000922493.jpg Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_Paste.gbr Normal file Unescape.

New Pull Request