3
1
Back

Internal or external clock sources cycle between 0v and 5v max // gate out // RESET in // CLOCK out - CV out // cv out (j7/j6 // pause cv in.

New Pull Request