Labels Milestones
BackSchematics/Fireball.kicad_sch Subject: [PATCH 04/13] Add notes about UX component wiring D36/R47 too close From 812d609d12a788e600a582b2b6e7494f6d2b0728 Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets jiggy with PCB trace layout master PSU/Synth Mages Power Word Stun.kicad_pro Normal file View File 3D Printing/Cases/Eurorack 2-Row/rail.stl Executable file View File 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' 054c37512afd84e9f4dd43316902a76ae73fd917 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels' 5209c5fd76 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels' Clock POT is too small; need more than 100k to get 1:1 between schematic and PCB, no warnings More work finding space for everything, lining things up more Make slider and LED footprints match current OpenSCAD model Make slider and LED footprints match current OpenSCAD model Make slider and LED footprints match current OpenSCAD model Checkpoint after tweaking footprints some more, starting over Fireball/Fireball.kicad_sch | 3951 Fireball/fp-info-cache | 36 .../PinHeader_1x04_P2.54mm_Vertical.kicad_mod | 37 .../PinHeader_1x08_P2.54mm_Vertical.kicad_mod | 41 ..._Vertical_CircularHoles_centered.kicad_mod | 44 ...ter_Alps_RK163_Single_Horizontal.kicad_mod | 49 ...entiometer_Bourns_3296W_Vertical.kicad_mod | 36 ...gson_DG301_1x03_P5.00mm_Vertical.kicad_mod | 63 3D Printing/Panels/Radio_shaek_standoff.stl Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x08_P2.54mm_Vertical.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/analogoutput.kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Pot_Hole.kicad_mod Normal file View File 3D Printing/Cases/Eurorack Modular Case/DSC03777.JPG Executable file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf Normal file Unescape "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Paste" "Name": "Bottom Solder Paste" "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Paste" "Name": "Top Solder Paste" "Name": "Top Silk.
- Connectors, old mpn/engineering number.
- Normal -0.0376663 0.382433 0.923215 vertex 8.90914 0.922563 3.82299.
- X-staggered 13x8 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g483me.pdf ST WLCSP-81.
- -0.366316 0.925175 0.0993136 facet normal 0.