synth_tools

Back

Cleanup, adopt github .gitignore file 666c48f795106664bf9f1401667d0a4bc7a85e2a updates led holes to 5mm + unplated, and revises jack footprint b284a71188 gets comfier with gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those Fireball/Fireball.kicad_pro | 8 "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace main Add scad for v3.2 Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md Schematics/schematic_bugs_v1.md | 1 | Conn_01x07 | *(optional) SIP socket, 2.54 mm, 1x4 | | | | | | | | | L1 | 1 | B10k | Potentiometer | | | Tayda | A-1672 | | Tayda | A-4349 | | AR Path="/607F01E7" Ref="R?" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/607ED812/60C38349" Ref="R23" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/60B16110" Ref="J?" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/607ED812/60B16110" Ref="J8" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/60802B98" Ref="R?" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/6091D1B4" Ref="S?" Part="1" AR Path="/60C38343" Ref="R?" Part="1" AR Path="/607ED812/6091D1B4" Ref="S2" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/60C38349" Ref="R?" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/60A9C0A9" Ref="R?" Part="1" AR Path="/607ED812/60B160FF" Ref="J10" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60802B98" Ref="R29" Part="1" AR Path="/60A9C081" Ref="R?" Part="1" AR Path="/607ED812/6091D1B4" Ref="S3" Part="1" AR Path="/607ED812/6091D1B4" Ref="S3" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/607ED812/60802BB2" Ref="R114" Part="1" AR Path="/607ED812/6091D1B4" Ref="S2" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/607ED812/60C3833D" Ref="R8" Part="1" AR Path="/607ED812/6091D1B4" Ref="S3" Part="1" AR Path="/607ED812/607F01E7" Ref="R25" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/60A9C096" Ref="R?" Part="1" AR Path="/60C38343" Ref="R?" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/60A9C096" Ref="R9" Part="1" AR Path="/607ED812/60970E37" Ref="S1" Part="1" AR Path="/60802B98" Ref="R?" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/607ED812/60A9C081" Ref="R26" Part="1" AR Path="/607ED812/60A9C096" Ref="R9" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH] re-re-remove the mysterious extra trace 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Add scad for v3.2 Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes a5c5ff12ce18fecaaf346f973863d12bf361ac82 From 4d8e233e93a0e0142056dfcbd680a65973bd0ebb Mon Sep 17 00:00:00 2001 Subject: [PATCH] light tweaks From 8f3ce8359ba460976b5ffcbe5a92590e33120bbc Mon Sep 17 00:00:00 2001 Subject: [PATCH] schematics tweaks README.md Normal file Unescape 500k Trimpot; tune to 1V out HALF Dot1 Dot2 Dot3 Dot4 Dot5 Dot6 Dot7 Dot8 Dot9 Dot10 Dot11 Dot12 Dot13 W1 L2 <-- CV In .

New Pull Request

Labels Milestones