3
1
Back

Counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11) // casc out (j14/j15) // reset/casc in (j1/j13 // gate out // RESET in // CLOCK out - could be other values, ceramic may work, test debouncing. Maybe enlarge footprint if needed. - Resistor footprint could.

New Pull Request