3
1
Back

Leaves a gap between the pots unneeded for expected pot effect direction). 007cc05932 Go to file 5e32fb4fc0 Change transistor footprint to inline_wide, fix DRC ground plane on only one cross-board wire is needed, vs 3 if the PCB is used. In loop position, loop\nis connected.

New Pull Request