3
1
Back

Jack, and\nsustain pot level is used. In loop position, loop\nis connected to trigger, gate jack is normalized\nto +12 V, 10 mA -12 V ## Photos ### Photos ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository ### Git repository https://gitlab.com/rsholmes/precadsr PSU/Synth Mages Power Word Stun.kicad_pcb 23180 lines From 4579d541a87627c8f72d8a9f964497261ff44987 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update readme Update readme Add main pdf UI: 11 potentiometers - 13 SPDT switches: // 1 hp from side to a trace already use spokes where ground planes connect to holes - for projection.

New Pull Request