Labels Milestones
Back# KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 0 Minor layout tweaks Finish schematic, add PDF 2d3c489f2a More.
- 0.594346 -0.478923 0.646054 facet normal.
- Images/precadsr-panel-holes.png Normal file Unescape Schematics/Unseen Servant/Unseen Servant.
- -5.00834 19.9 facet normal -0 -0.174737 -0.984615 facet.