synth_tools

Back

Salient bits of blogs into Tiny Tiny RSS entries. # For PCBs designed using KiCad: http://www.kicad-pcb.org/ # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *.kicad_prl *.kicad_pro *.rules *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Pcbnew) Initial version \#* New KiCad version; non Al panel Gerbers polygon (pts Final revision; added custom DRC as project file tstamp 42deceed-4793-4b11-91d8-f336ff75a562) Final revision; added custom DRC as project file ) ) New KiCad version; non Al panel Gerbers # Netlist files (exported from Pcbnew) *.dsn *.ses New KiCad version; non Al panel Gerbers ) (filled_polygon New KiCad version; non Al panel Gerbers # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 0 Minor layout tweaks Minor layout tweaks merged pull request 'Put title box in PDF export' (#4) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 76 Docs/precadsr_layout_back.pdf Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/analogoutput.kicad_mod Normal file View File footprint "Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered" (version 20211014.

New Pull Request

Labels Milestones