3
1
Back

S05B-XASK-1 (http://www.jst-mfg.com/product/pdf/eng/eXA1.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 72-Lead Frame Chip Scale Package LFCSP (5mm x 4mm) (see Linear Technology DFN_12_05-08-1725.pdf DE/UE Package; 12-Lead Plastic Micro Small Outline (SS)-5.30 mm Body [SOIC], pin 7 8-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils.

New Pull Request