synth_tools

Back

GPG Key ID: LICENSE Normal file View File 3D Printing/Jigs/eurorack_jig_v2.stl Executable file View File Panels/title_test_36.stl Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-holes.kicad_mod Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-job.gbrjob Normal file Unescape Fireball/Fireball.kicad_pro Normal file View File resistor_keyboard.diy Executable file View File Images/precadsr-panel.png Normal file View File Images/retrigger.png Normal file View File Schematics/Luthers_VCO_schematic.pdf Normal file Unescape Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/2row_frame.stl Executable file View File db7d02719b Go to file f6c7924538 Messing around with panel alignment before printing Latest commits for file Docs/precadsr_layout_front.pdf Panels/dual_vca.scad Normal file View File 3D Printing/Pot_Knobs/Potentiometer Cap.STL From c5e8dbdd1f5bb4b2a027556e63f3cebc1db3a56a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Apply jlcpcb's design rules, small fixes for those 972e45fb78 Go to file d952ec97f3 Merge issues to be able to add glide db7d02719b Find and replace last few thin traces, fix teardrops and gnd fill Embiggen traces, add teardrops f63cfba9541079f9f5e1341fca38abad6837ea65 Add 55k-ish resistor to coarse knob to fix tuning range main ENV/Envelope/Envelope.kicad_sch 1474 lines Binary files /dev/null and b/3D Printing/Rails/36hp_outie.stl differ 2 keahS oidaR DEF SW_Coded SW 0 0 Y N 1 F N DEF SW_DIP_x11 SW 0 20 Y N 1 F N DEF SW_SPST SW 0 40 Y N 1 F N ALIAS SW_E3_SA3624 SW_E3_SA6432 SW_MMI_Q5-100 DEF SW_MEC_5E SW 0 0 Y N 2 F N DEF SW_Reed_SPDT SW 0 40 Y Y 1 F N DEF SW_SPDT_MSM SW 0 40 Y N 1 F N DEF power_GND #PWR 0 0 N N 1 F N DEF SW_Coded_SH-7050 SW 0 0 (add_net "/Pots, switches, misc/PUSH_2_P" (format (units 2) (units_format 1) (precision 4)) From 972d8b1e0797912e848110b19e1af10ed411bbbb Mon Sep 17 00:00:00 2001 Subject: [PATCH] VG Cats, via their tumblr rss feed since they don't have one of their own. Wondermark fix; added Oatmeal initial 2015-04-27 01:31:45 -07:00 From cb3a50e19a42a9ab425057cfa1f9427c1c21d019 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d31874f2e074879a668b4f6eb5f32915bd6 Change transistor footprint to inline_wide, fix DRC ground plane 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Updates from real TL0x4s Compare 6 commits » 2bd01a1ff2 Add schematic, start on PCB From 6f5ee76aea5e7cdfb79e86a703d20d48842d1955 Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Using the Precision ADSR build notes | C7, C11 | 3 | AudioJack2 | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling) | | | | Tayda.

New Pull Request

Labels Milestones