Labels Milestones
Back6.23601 4.16678 6.0001 vertex 2.87011 -6.92909 6.0001 vertex 4.16678 -6.23601 6.0001 vertex -6.92909 -2.87011 6.0001 vertex -2.87011 6.92909 6.0001 vertex 2.87012 -6.92909 6.0001 vertex 2.87013 6.92908 6.0001 vertex 6.23601 4.16677 6.0001 vertex 7.35588 1.46317 6.0001 vertex -1.46317 -7.35588 6.0001 vertex -2.87012 6.92909 6.0001 vertex -2.87012 6.92909 6.0001 vertex -6.92909 2.87012 6.0001 vertex -6.92908 2.87013 6.0001 vertex -4.16678 6.23601 6.0001 vertex 2.87011 6.92909 6.0001 vertex -1.46317 -7.35588 6.0001 vertex -4.16678 -6.23601 6.0001 vertex 6.92908 2.87013 6.0001 vertex -6.23601 4.16677 6.0001 vertex -6.23601 4.16677 6.0001 vertex -6.23601 4.16677 6.0001 vertex 6.92908 -2.87013 6.0001 vertex 7.35588 1.46317 6.0001 vertex -1.46317 -7.35588 6.0001 vertex -2.87012 6.92909 6.0001 vertex -6.23601 4.16678 6.0001 vertex 7.35588 1.46317 6.0001 vertex 6.92908 2.87013 6.0001 vertex -2.87013 6.92908 6.0001 vertex 6.92909 -2.87011 6.0001 vertex 7.49999 0 6.0001 facet normal 0.946342 0.307486 0.0994494 facet normal -9.655624e-01 -2.601714e-01 -4.487540e-05 facet normal 9.352311e-001 4.961287e-003 3.540029e-001 facet normal -0.618852 0.265169 0.739397 facet normal -9.838410e-04 -0.000000e+00 -9.999995e-01 vertex -1.068490e+02 9.715134e+01 1.020704e+01 vertex -1.071353e+02 9.695134e+01 1.020733e+01 facet normal -0.097632 0.989307 0.108348 facet normal -4.048580e-001 6.936646e-001 5.957512e-001 facet normal 0.181193 0.229543 0.956284 facet normal -0.560077 -0.682457 0.469645 vertex 7.38912 -4.93725 5.07603 facet normal -0.219559 0.16633 0.961316 facet normal 0 0.833884 0.55194 Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 Not plated through holes: unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add kicad schematic, some diylc noodling Add kicad schematic, some diylc noodling Add kicad schematic, some diylc noodling .../Unseen.
New Pull Request