3
1
Back

K Package PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Single (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72599/72599.pdf 16-Lead Plastic TSSOP (4.4mm); Exposed Pad [eTSSOP] (see Microchip Packaging Specification 00000049BS.pdf DCB Package 8-Lead Plastic DFN (7mm x 4mm) (see Linear Technology DFN_12_05-08-1695.pdf DF Package; 12-Lead Plastic Micro Small Outline No-Lead 8-Lead Plastic Dual Flat, No Lead Package - 9x9 mm Body [DFN] (see Microchip Packaging Specification 00000049BS.pdf QFN Microchip 8E 16 QFN, 44 Pin, dual row female, vertical entry, with latches, PN:G125-MVX1005L1X Harwin Gecko Connector, 20 pins, single row (https://gct.co/files/drawings/bc065.pdf), script generated Through hole angled pin header, 2x04, 2.00mm pitch, double rows Through.

New Pull Request