3
1
Back

-2.1934 6.59 vertex -2.8149 1.17038 6.59 vertex 2.8149 1.17038 6.59 vertex 2.53508 -1.69389 6.59 facet normal 2.548140e-001 4.466467e-001 8.576576e-001 vertex -5.179446e+000 2.930032e+000 2.492316e+001 facet normal -0.615853 -0.525805 0.586731 facet normal 0.288902 -0.952375 0.0975576 vertex -8.33262 -3.38578 4.51215 facet normal -0.491347 0.598712 0.632551 facet normal -9.777832e-001 -3.143723e-003 2.095952e-001 vertex -3.997430e+000 -1.693608e+000 2.470218e+001 facet normal 0.201288 -0.235679 0.950757 vertex 4.73914 0.665604 18.8084 facet normal -0.0808324 0.0818475 0.993362 vertex -4.12613 -4.97321 7.83559 facet normal -0.382468 -0.447802 0.808202 facet normal 0 0.833884 0.55194 Latest commits for file Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod Adding SynthMages footprint library 4579d541a87627c8f72d8a9f964497261ff44987 More random files main MK_SEQ/Schematics/Unseen Servant/Unseen Servant.kicad_pcb | 2 | 1nF | Film capacitor | | C10 | 1 | 2_pin_Molex_header | 2 | 1 From f33ea6a168329cd0061e01c376cbd377f46ddc60 Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets jiggy with PCB locator, 13 Pins per row (http://www.molex.com/pdm_docs/sd/1053141208_sd.pdf), generated with kicad-footprint-generator JST PHD series connector, 502494-0270 (http://www.molex.com/pdm_docs/sd/5024940270_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py DSO DSO-8 SOIC SOIC-8 Infineon PG-DSO 12 pin, exposed pad, thermal vias in pads, 2 Pins per row (http://www.molex.com/pdm_docs/sd/530470610_sd.pdf.

New Pull Request