3
1
Back

-> 136810 bytes Images/captest.png | Bin 0 -> 31384 bytes .../Pot_Knobs/potentiometre_v3_1.5_merged.stl | Bin 0 -> 16700 bytes .../SPIDER CLIMB.png | Bin 0 -> 169284 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x04_P2.54mm_Vertical.kicad_mod create mode 100644 3D Printing/Rails/18hp_innie.stl Normal file View File Hardware/PCB/precadsr/sym-lib-table Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes unplated through holes: merged pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement Panels/luther_triangle_10hp_pcb_holder.stl | Bin 0 -> 136810 bytes Images/captest.png | Bin 0 .

New Pull Request