synth_tools

Back

Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_SilkS.gbr Normal file View File b404e3f9c5 Update luther's layout Update luther's layout Update luther's layout Update luther's layout Update luther's layout Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: merged pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/4 Merge pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer inputs; knobs for potentiometer spoke placement' (#1) from bugfix/10hp into main 3d279dd88c Finish schematic, add PDF Compare 3 commits from pcb_finalization into main 1705ad98fb Put title box in PDF export Put title box in PDF.

New Pull Request

Labels Milestones