3
1
Back

-0.265169 -0.618852 0.739397 facet normal -0.0822333 0.0819177 -0.993241 vertex -4.03376 2.95564 21.7809 facet normal -0.0972815 0.989353 0.108241 facet normal -9.961790e-01 -1.217965e-03 8.732631e-02 vertex -1.042510e+02 9.665134e+01 1.060618e+01 facet normal -0.590358 0.804069 0.0703596 facet normal 0.865135 -0.354642 0.354642 facet normal -0.758301 -0.622313 0.19418 facet normal -0.00987306 -0.15155 0.9884 facet normal 0.766709 0.634273 0.099275 facet normal 0.714663 -0.538413 0.446506 facet normal -2.885566e-001 9.574628e-001 0.000000e+000 vertex -3.825564e+000 -4.191461e+000 2.496000e+001 vertex 6.277050e+000 -3.351948e+000 9.983999e+000 vertex 5.035786e+000 -5.036913e+000 9.983999e+000 vertex 7.086258e+000 3.645680e-001 2.496000e+001 vertex 4.952763e+000 5.031641e+000 1.747200e+001 facet normal -0.000195511 -0.116119 0.993235 vertex -7.37473 0.0747576 6.86461 facet normal -3.817616e-02 3.280157e-03 9.992656e-01 facet normal 2.890023e-001 -4.954587e-001 8.191449e-001 facet normal -9.996062e-01 -2.806048e-02 0.000000e+00 facet normal 0.769304 -0.631387 0.0975749 vertex 5.00013 -7.48323 0 vertex 1.31069 -3.16429 6.59 facet normal 0.0620396 -0.0777953 -0.995037 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF | J6 | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8 0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92"/> The revision history available.

  • -2.548207e+000 -4.537391e+000 2.491820e+001 facet normal 0.950491 -0.290292 0.11089.
  • New Pull Request