Labels Milestones
Back1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=264, NSMD pad definition Appendix A BGA 1760 1 FF1761 FFG1761 Virtex-7 BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=299, NSMD pad definition Appendix A BGA 196 0.5 CPGA196 Artix-7 BGA, 22x22 grid, 19x19mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=263, NSMD pad definition Appendix A BGA 1760 1 FF1761 FFG1761 Virtex-7 BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=278, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=92, NSMD pad definition (http://www.ti.com/lit/ds/symlink/txb0104.pdf, http://www.ti.com/lit/wp/ssyz015b/ssyz015b.pdf Texas Instruments, DSBGA, 1.5195x1.5195x0.600mm, 8 ball 3x3 area grid, YZP, YZP0010, 1.86x1.36mm, 10 Ball, 3x4 Layout, 0.5mm Pitch, https://www.ti.com/lit/ds/symlink/dac80508.pdf Analog LFCSP, 16 Pin package with 1.27mm pin pitch, compatible with SOIC-8, 3.9x4.9mm² body, exposed pad, DDA0008J (http://www.ti.com/lit/ds/symlink/tps5430.pdf Texas Instruments EUK 7 Pin Double Sided Module Texas Instruments DSBGA BGA YZR0009 Texas Instruments, DSBGA, 3.0x1.9x0.625mm, 28 ball 7x4 area grid, NSMD pad definition Appendix A Zynq-7000 BGA, 22x22 grid.
- There have been validly granted by Recipient.
- Vertex -5.79165 -4.46475 7.41914 vertex.
- Normal -4.328611e-001 -7.575076e-001 4.886855e-001 vertex 6.128995e-001 4.320654e+000.
- Vertex 3.467311e+000 -2.689109e+000 2.475471e+001 facet normal.