3
1
Back

Version submitted to JLCPCB on 20240124 v1.0 Add CV in complex ways. CV in complex ways. - CV out Latest commits for file Images/befaco_vcadsr.png Add befaco image for inspo Latest commits for branch corrected_silkscreen updated README.md f0ccd475bcae4d90f684767b57611a775351886d Update README.md Don't put R8 so close to R26 -- D36/R47 too close Testing before powering up: Clock In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out .

New Pull Request