3
1
Back

(j1/j13 // gate out (j4/j10) // clock in (j2/j11) // casc out (j14/j15 // reset/casc in (j1/j13) // gate out // input sockets surface("FIREBALL VCO.png", center=true, invert=false); } module pot_wh148() { module v_wall(h, w) { // make a hole.

New Pull Request