Labels Milestones
BackFirst Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod Normal file Unescape Panels/10_step_seq_38hp_v3.scad Normal file Unescape # precadsr.sch BOM Optional capacitor socket # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete 'Panels/futura medium condensed bt.ttf' ## Current draw ### Current draw PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` Schematics/Enlarge/Enlarge.kicad_pcb Normal file Unescape top_margin = (board_height - hole_vdist) / 2; standoff_radius .
- DF12C3.0-14DS-0.5V, 14 Pins (https://www.molex.com/pdm_docs/sd/026605050_sd.pdf), generated with.
- Solder Pin_ with flat fork, hole diameter.