3
1
Back

02/13] More notes main synth_tools/3D Printing/Panels/Radio Shaek Standoff.scad create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod delete mode 100644 Schematics/Fireball.kicad_sch create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Switch_Hole_NPTH.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod delete mode 100644 Images/IMG_6753.JPG create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole.kicad_mod create mode 100644 Images/IMG_6771.JPG create mode 100644 Panels/title_test_18.stl create mode 100644 .gitmodules delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100644 3D Printing/Rails/18hp_innie.stl create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole.kicad_mod create mode 100644 Envelope/Envelope.kicad_pro create mode 100644 Schematics/Enlarge/Enlarge.kicad_pro main precadsr/LICENSE 122 lines main synth_tools/3D Printing/Cases/Eurorack Modular Case/20210926_092147.jpg Executable file Unescape # precadsr.sch BOM Mon 19 Apr 2021 12:09:41 PM EDT Generated from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 Component Count: 74 Refs C6, C7, C8, C9 | 4 Hardware/PCB/precadsr/precadsr.sch | 472 aoKicad | 1 Fireball/fp-info-cache | 23 .../fastestenv_Pot_Hole.kicad_mod | 17 ...tenv_Panel_Slotted_Mounting_Hole.kicad_mod | 23 .../fastestenv_Pot_Hole.kicad_mod | 17 Hardware/PCB/precadsr/potsetc.sch | 663 Hardware/PCB/precadsr/precadsr.net | 147 Hardware/PCB/precadsr/precadsr.pro | 22 Panels/title_test.stl | Bin 16561 -> 0 bytes (group "" (id 17a7121e-b68e-480a-a63e-d9064ffac0d1 Latest commits for file README.md Latest commits for branch pcb_finalization re-re-remove the mysterious extra trace 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Clock POT is too small; need more than 100k to get 1:1 between schematic and front panel.

New Pull Request