Labels Milestones
Back[PATCH] formatting caixa bits formatting caixa bits formatting caixa bits formatting caixa bits caixa_sr1.png | Bin 0 -> 11930 bytes create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_Paste.gbr create mode 100644 Hardware/PCB/precadsr/precadsr.net delete mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin' 122134fc8e Add '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin' 122134fc8e1c73b6bb86552323cca038dd4b5107 Binary files /dev/null and b/Panels/title_test_36.stl differ Binary files /dev/null and b/Examples/EG_MANUAL.pdf differ Binary files /dev/null and b/Panels/futura medium bt.ttf Normal file View File 3D Printing/Cases/Eurorack 2-Row/d6aac07ae9184a927e3520e79cd5c366_preview_featured.jpg Executable file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_Power.stl Executable file View File Panels/luther_triangle_vco_quentin_v3_blank.stl.stl Normal file View File Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_prl Normal file View File Datasheets/2N3903-Motorola.pdf Executable file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_26.stl Executable file View File Panels/FireballSpellVertSmaller.png Normal file View File main precadsr/.gitignore 58 lines # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Pcbnew *.ses # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add befaco image for inspo Images/befaco_vcadsr.png | Bin 0 -> 44015 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/SOT-23_Handsoldering.kicad_mod create mode 100644 Images/PXL_20210831_001017829.jpg create mode 100644 Images/IMG_6770.JPG create mode 100644.
New Pull Request