Labels Milestones
BackDebugging aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 More notes 812d609d12a788e600a582b2b6e7494f6d2b0728 More mounting hole 5.3mm no annular mounting hole 6.4mm m6 din965 Mounting Hole 5.3mm, no annular, M5, DIN965 mounting hole position tweaks 0252301f35f8bebc5b9bb1af3f4a42193c706b15 More assembly notes Latest commits for file Datasheets/tl074-pinout.jpeg From a704d3e530a1af53937ba04c8656790dad735ad7 Mon Sep 17 00:00:00 2001 45c41b9873 Go to file f63cfba954 Embiggen traces, add teardrops Embiggen traces, add teardrops updated C5 footprint & tracing; schematic annotation updates the potentiometer pads and trace routing to de-bodge the pots. 's notes on repique/caixa, two or three for surdos main synth_tools/3D Printing/Cases/Eurorack Modular Case/image004k.jpg Executable file View File Merge pull request 'new_footprints' (#5) from new_footprints into main Merge pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 75 **Component Count:** 76 Docs/precadsr_layout_back.pdf Normal file View File Panels/a_color_icon_of_a_flying_fireball.webp Normal file View File Latest commits for file Panels/luther_triangle_vco_quentin_v4.scad Replaced accidentally dropped Fine tuning hole. Main synth_tools/Schematics/SynthMages.pretty/P160_pot_hole_nonpcb.kicad_mod 24 lines Binary files /dev/null and b/Schematics/Luthers_VCO_schematic.pdf differ main synth_tools/3D Printing/Pot_Knobs/Potentiometer Cap.STL From c5e8dbdd1f5bb4b2a027556e63f3cebc1db3a56a Mon Sep 17 00:00:00 2001 Subject: [PATCH] 's take on FIREBALL VCO using AD&D 1e MM, DMG, and PHB. # Exported BOM files *.xml *.csv # KiCad backups folders Hardware/PCB/precadsr/precadsr.kicad_pro Normal file Unescape Hardware/PCB/precadsr/ao_symbols.dcm Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Bourns_3296W_Vertical.kicad_mod Normal file Unescape // Width of module (HP width = 36; // [1:1:84] // margins from edges h_margin = thickness*2; v_margin = hole_dist_top*2 + thickness; right_rib_x = width_mm - h_margin; out_row_1 = v_margin+12; out_row_2 = working_increment*1 + out_row_1; From 71d5da41172a5a79b9079ba234cbd61b0c31a525 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Button color, image location KiCad 6, update symbols Hardware/PCB/precadsr/potsetc.kicad_sch | 1960 Hardware/PCB/precadsr/potsetc.sch | 84 Hardware/PCB/precadsr/precadsr.sch | 247 (40 Dwgs.User user hide From 713014315986726ad96f361cfbc8e67551a6a879 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add simplest muscescore example 5ff3077e82 Fix sr2 blue 2cddc4d62d formatting caixa bits c9e81f0cc6 Image of caxia score caixa_sr1.png | Bin 0 -> 11916 bytes .../MIRROR IMAGE.png | Bin 13962 -> 6771 bytes c852e5d6ad Go to file db7d02719b Find and replace last few thin traces, fix teardrops and gnd fill Corrected: Shifted C5 so one of their own. Latest commits for file Panels/dual_vca.scad T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: .