3
1
Back

HTSSOP, 24 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ltc-legacy-qfn/(UH24)%20QFN%2005-08-1747%20Rev%20A.pdf), generated with kicad-footprint-generator JST LEA series connector, B14B-XASK-1 (http://www.jst-mfg.com/product/pdf/eng/eXA1.pdf), generated with kicad-footprint-generator Harwin Female Vertical Surface Mount Package (https://www.fairchildsemi.com/package-drawings/ML/MLSOP08A.pdf Power Integrations K Package PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Single (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72599/72599.pdf 16-Lead Plastic DFN (7mm x 4mm) (see Linear Technology DFN_12_05-08-1695.pdf DF Package; 12-Lead Plastic DFN (5mm x 5mm) (see http://www.everspin.com/file/236/download DFN8 2x2, 0.5P (https://www.onsemi.com/pub/Collateral/511AT.PDF On Semiconductor, SIP-38, 9x7mm, (https://www.onsemi.com/pub/Collateral/AX-SIP-SFEU-D.PDF#page=19 8-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_12_05-08-1725.pdf DE/UE Package; 12-Lead Plastic DFN (2mm x 3mm) (see Linear Technology 05081733_A_DF12.pdf DFN12, 4x4, 0.65P; CASE 506CE (see ON Semiconductor 506BU.PDF 8-Lead Plastic PSOP, Exposed Die Pad (see Microchip Packaging Specification 00000049BS.pdf, http://www.onsemi.com/pub/Collateral/NCP1207B.PDF 8-Lead Plastic DFN (4mm x 4mm); Pitch 0.5mm; EP 2.7x2.6mm; for InvenSense motion sensors; keepout area marked (Package see: https://store.invensense.com/datasheets/invensense/MPU-6050_DataSheet_V3%204.pdf; See also https://www.invensense.com/wp-content/uploads/2015/02/InvenSense-MEMS-Handling.pdf.

New Pull Request