3
1
Back

FE Package; 16-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body (http://ww1.microchip.com/downloads/en/DeviceDoc/20005010F.pdf 8-Lead Plastic Small Outline (ST)-4.4 mm Body [TSSOP] with exposed pad 8-Lead Plastic Dual Flat, No Lead Package (8E) - 4x4x0.9 mm Body [HTSSOP], with thermal vias; see figure 8.2 of https://www.silabs.com/documents/public/data-sheets/efm8bb1-datasheet.pdf 20-Lead Plastic Shrink Small Outline http://www.vishay.com/docs/49633/sg2098.pdf SOP, 16 Pin (https://www.ti.com/lit/ds/symlink/tpa6132a2.pdf#page=24), generated with kicad-footprint-generator Mounting Hardware, inside through hole ST Morpho Connector 144 STLink AI accelerated MCU with optional wifi, https://dl.sipeed.com/MAIX/HDK/Sipeed-M1&M1W/Specifications AI Kendryte K210 RISC-V Texas Instruments DSBGA BGA YZP R-XBGA-N8 Texas Instruments, DSBGA, area grid, YBJ0008 pad definition, https://www.ti.com/lit/ds/symlink/lmg1020.pdf, https://www.ti.com/lit/ml/mxbg078z/mxbg078z.pdf BGA 6.

New Pull Request