3
1
Back

Lines }, "silk_line_width": 0.15, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces Using the.

New Pull Request