Labels Milestones
BackCompressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets comfier with gitignore and git rm --cache fp-info-cache | 91876 1 file changed, 91876 deletions(-
-
Part="1N4148">
100V 0.15A standard switching diode. - Var ABC), generated with kicad-footprint-generator Molex MicroClasp Wire-to-Board.
- SPST switch per step.
- 1.81 -1.04 (end 2.051 -1.04 (end 2.891 2.004.
- 7.70061 0.0405804 facet normal 0.250151 -0.625095 0.739379.