3
1
Back

Date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: merged pull request synth_mages/MK_SEQ#2 b77534e3fc Added schmancy pcb for v1 build pushed tag v1 to synth_mages/MK_SEQ 18e376c67c Merge pull request synth_mages/MK_VCO#5 Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 pin Molex connector 2.54 mm spacing Q1, Q2, Q3.

New Pull Request